Download of VERILOG-AMS-TEMPLATE (VERILOG-AMS-TEMPLATE ( external link: SF.net): 2,684 octetos) will begin shortly. If not so, click link on the left.
ADMS is a code generator that converts electrical compact device models specified in high-level description language into ready-to-compile c code for the API of spice simulators.
Repository migrated to: https://github.com/Qucs/ADMS
For checkout do: git clone https://github.com/Qucs/ADMS.git
