Descargar
Desarrollar
Cuenta
Descargar
Desarrollar
Entrar
Forgot Account/Password
Crear Cuenta
Idioma
Ayuda
Idioma
Ayuda
×
Entrar
Nombre de usuario
Contraseña
×
Forgot Account/Password
Translation Status of Español
Categoría:
Software
Gente
PersonalForge
Magazine
Wiki
Buscar
OSDN
>
Buscar Software
>
Scientific/Engineering
>
Electronic Design Automation/Assistance (EDA)
>
CSV-Verilog Maker II
>
los archivos de la lista de descargas
>
Paquete SystemC Source Maker
CSV-Verilog Maker II
Descripción
Project Summary
Developer Dashboard
Página Web
Developers
Image Gallery
List of RSS Feeds
Activity
Statistics
Historial
Descargas
List of Releases
Stats
Código Fuente
Code Repository list
CVS
Ver Repositorio
Incidencia
Ticket List
Milestone List
Type List
Component List
List of frequently used tickets/RSS
Submit New Ticket
Documents
Communication
Foros
List of Forums
Ayuda (1)
Open Discussion (1)
Mailing Lists
list of ML
Noticias
RSS
Back to release list
Download List
Descripción del Proyecto
CSV-Verilog Maker IIはＣＳＶプリプロセッサ上で動作するプログラムです。
Excelで検証内容や設計内容を記載し、Verilogに変換するソースコード自動生成プログラムです。
System Requirements
System requirement is not defined
Opinión
Promedio
5.0
3 total
5 Estrellas
3
4 Estrellas
0
3 Estrellas
0
2 Estrellas
0
1 Estrella
0
Your rating
Review this project
×
Your rating on CSV-Verilog Maker II
Your rating?
You are not logged in. To discriminate your posts from the rest, you need to pick a nickname. (The uniqueness of nickname is not reserved. It is possible that someone else could use the exactly same nickname. If you want assurance of your identity, you are recommended to login before posting.)
Entrar
Nickname
General comment (Required)
Pros
Cons
CSV-CPU Maker II
1.07a
1.06
1.05
1.04
1.02
1.01
1.00
CSV-CPU Maker (Old Version)
1.02
CSV-SystemC Maker II
0.94a
0.95a
CSV-Verilog Maker II
1.28a
1.28
1.27
1.26b
1.26a
1.26
1.25
1.24
1.23
1.22
1.21
1.20d
1.20c
1.20b
1.20a
1.20
1.19a
1.19
1.18
1.17a
1.15
1.14
1.13a
CSV-Verilog Maker (Old Version)
1.00
sample
20090622-1
SystemC Source Maker
1.08
1.07
1.06
1.05
1.04
1.03
1.01
1.00
verilog_model
1.03
1.02
1.01
1.00
Verilog Source Maker
1.01
1.00
SystemC Source Maker
(8 items
Ocultar
)
Publicado: 2013-09-06 23:07
1.08
(1 files
Ocultar
)
Publicado: 2013-08-29 22:32
1.07
(1 files
Mostrar
)
Publicado: 2013-08-21 22:26
1.06
(1 files
Mostrar
)
Publicado: 2013-08-20 22:29
1.05
(1 files
Mostrar
)
Publicado: 2013-08-19 22:59
1.04
(1 files
Mostrar
)
Publicado: 2013-08-17 22:44
1.03
(1 files
Mostrar
)
Publicado: 2012-04-07 22:41
1.01
(1 files
Mostrar
)
Publicado: 2012-03-25 21:11
1.00
(1 files
Mostrar
)
